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A SMART MEMORY ARRAY PROCESSOR FOR TWO LAYER PATH FINDING. 
Christopher R. Carroll, Caltech 
This paper describes three examples of hardware Imple me ntations o f pAth fmdm q 
schemes based on the lee-Moore maze solving algorithm. On e Is purPiy a 
demonstration circuit to show the t echnique . The othe r two are c ompletr l Sl 
Implementations whic h should b e usable in b u il d ing large and usef u l pa t h f in ding 
machines. One of the se two LSI c irc uits, known a s the MAZER. Is design ed t o f ind 
shortes t paths from one point to ano t her o n a pl ane , whe re t here Is only one l oy~r of 
allowable routes to take. As i t s n ame sugges t s, this c h1p solves o rdinary ma zes. o r o n 
a more practical level, it c an route w1r es on a one sided printed cir c uit boar d . Th E> 
other LSI circuit, known a s the PATHFINDER , is designe d t o handle the two s 1ded 
printed circuit board case. It find s a least costly path fro m o n e point t o a not her 
where there are two paralle l planes on which routes are allow e d . C rosslnq o f the 
path from one plane to ano the r can b e ei t her unres tricted , a s in free via p r intPd 
circuit boards, or permitted only In certain p lace s, as In fixed via boards. The phrase 
"least costly" above can , f o r now, be read as "shortes t" . althou gh in a late r s ec t ion A 
more general definition w ill b e revea le d . 
The remainder of this doc ument is divid e d into three parts. The f ir s t sec t1on outlmrs 
the orlginel L~e-Moore algorithm f or p a th f inding. on whic h the ci rcui t s clescnbed 
late r are bas ed. The s econd s ect ion det ails the one layer hardware, In c ludin g h o th 
the demonstration circuit and the MAZER ch1p . Finally. the third section dPscr~hes 
the PATHFINDER chip and the t echniques used t o conque r the p roble ms e n counter('d 
In two layer path finding . Documentation on the integrated c ircuit s Includes those 
results of testing and characterlz etion whic h were available at the time of this 
writing. 
"The research described In this paper was sponsored by the Defense Advanced 
Research Projects Agency , ARPA Order numbe r 3771 , and moni tored by the Office of 
Naval Research under contrect number NOOO 1 4 - 79- C - 0597. 
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1. THE LEE-MOORE ALGORITHM 
The Lee-Moore algorithm for path finding, proposed by E. Moore In 1 959 ( 1) and 
extended by C. Lee in 1961 {2), Is a scheme for finding the shortest route between 
two points In a plane. where the route Is composed of some number of vertical and 
horizontal segments through a rectanqular grid superimposed on the plane ." This has 
been a popular algorithm for people doing problems related to maze solvlnq because It 
Is easy to Implement and because It guarantees that a path will be found if one 
exists. The drawbacks to the algonthm arc that It Is expensive computotionnlly in 
both time and space. However. the use of the hardware described In this paper 
circumvents these difficulties. 
Suppose that the size of the grid, i.e . the pitch of the cells defined hy the qnc1, Is 
set to the minimum path width that is allowP.d. In the case of printed circuit honrd 
design this w ould be the minimum center to center spacing for adjac~nt wirec; . 
Suppose also that the grid IS Ulllform and s ymmetric, forming an array of square C€' 11s, 
each a path width on a s1<1e . The path found by the algorithm from point A to point B 
will consist of a route beg1nn1ng at the cell cnntatntng point A, conttnulng to a ne1ohhor 
of that cell, and then to a neiuhl>or of that sE>cond cell, and so on from a cell to one of 
Its neighbors. until eventually the path ends rn the cell containing point B. Some of the 
cells in the array may be blocked. preventmg the path from runninq through thP.sP. 
cells. These would be "barriers", or "wAlls" 111 a maze. or cells occupied by previous ly 
routed wires in the prrnted circuit board appltcat1on. 
The algorithm finds the shortest path from I\ to B tn two phases. One word of s toraqc. 
which I will call the "label". IS assocrated w1th each of the cells in the array. The 
first phase, called the Propagation Phase, stores tnformatlon In the labels throuqhout 
the array. The second phase. called the Retrace Phase, then uses that informatton 
to find the required path. 
" Since our geometry here Is based on this grid, the distances mentioned will be 
Manhattan distances, i.e. the dtstance from A to B would be the shortest distance 
covered by a taxi driver driving from A to B on the streets of Manhattan. 
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The Propagation Phase, which distributes the Information, executes the following 
program: 
put label -1 in all cells which are blocked 
put label 0 in all cells which are not blocked 
N:=1 
put label N In the cell containing point A 
while cell containing point B is labelled 0 and more activity is possible do 
begin 
for eve ry neighbor of every cell labelled N clo 
if that neighbor Is labelled 0 then label it (N+ 1) else leave It alone. 
N: =N+ 1 
end 
This part of the a lgorithm Is illustrated in Fioure 1. The purpose of this phC~ se is to 
distribute information to the cells wh1ch c an then be used to find the d~rection hn c k 
to point A. The information is s pread out in a propagating wavefront centc recl on pomt 
A, much like waves propagating away from a stone dropped in a pond. It is 
interesting to note that the only activity that takes place occurs at the front1er of 
this expanding wa.vefront . Cells ahead of the frontier merely walt for the wave to 
arrive, keeping their label of 0 . Cells behmd the frontier have already rece ive d the 
information they need. and simply keep 1t stored in their label. 
The Retrace Phase, using the informat1on stored in the labels, executes the followinq 
progr am to find the path: 
Start the path at the cell containing point B 
N := label of cell containing point B 
If N=O then there is no path from point A to point B 
else begin 
While path has not yet reached c e ll containing point A do 
begin 
N:=N-1 
Continue the path to a neighbor of the current cell which contains 
the label N 
end 
end 
This part of the algorithm is Illustrated In FICJUre 2. Notice that there Is nothinq to 
s pecify which cell to choose when there ore two or more possible chokes. This 
merely means that there are multiple paths between A and B that have the same 
length. To first order, there is thus no preference of one path over another. s o no 
selection mechanism need be used. In practice, some scheme is often employed when 
t~ere Is a choice of paths to take. A common selection scheme Is to avoid chanqing 
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directions In the path during the Retrace Phase when It Is unnecessary. This tends 
to minimize the number of bends in the resulting path. When this phase Is complete, 
the algorithm either has found the required path from A to B or has proven that no 
such path exists. 
Before beginning the discussion of the hardware Implementations of this algorithm, a 
couple of things should be noted. First, examine the time complexity of the programs 
above. The Retrace Phase merely traces the path from B bock to A using information 
stored in the cells . The only cells accessed are those along the selected path and 
their Immediate neighbors. The time complexity is thus linear with respect to the 
path length. However, in the Propagation Phase, the situation is worse . Information is 
propagated in all directions around point A. The number of cells accessed is 
approximately proportional to the square of the path length. Thus, the time complexity 
here is quadratic with respect to the path length, making the algorithm as a whole 
quadratic. This Is unfortunate, since for maze solving to be Interesting, a large maze 
must be involved. In the circuit board application, for example, a cell array containing 
1 000 x 1000 cells would be common. The quadratic time aspect of the alr~orlthm 
thus Is a real handicap. Curr ent software uslnq this algorithm to route typical printed 
circuit boards can consume several hours of CPU time on a full-size computer. On top 
of that, the space requirement is also large. Circuit board routing requires 10-12 bits 
of storage for each cell , ond a million 12 bit words Is a lot of memory. So, both the 
space and time complexity of the alqorithm need to be attacked In any successful 
hardware Implementation. The next sec tion shows how this was accomplished. 
2. HARDWARE FOR FINDING ONE-LAYER PATHS 
Implementing the Lee-Moore algorithm In hardware is a clean and natural thing to do. 
Because the problem is cellular and because Information flows only between adjacent 
cells without using any long distance communication paths, the task is a natural one 
for an array processor structure with one processor per cell In the array. However, If 
there is to be any hope of building a large machine this way, there are two problems 
which must be overcome. First, the amount of storage per cell must be limited. In 
the original algorithm, in an array of unbounded size each cell would be required to 
contain an unbounded number of bits. Second, the global state required In the 
original algorithm, which was represented by "N" In the programs above, must be 
eliminated. Accomplishing these goals would result In a machine which could be 
• 
extended to any size needed without undue complications. 
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The first goal, that of 1im1ting the amount of storage required In each cell, was 
attacked by S . Akers in 1967 (3). He showed that only two bits were required per 
cell to Implement the algorithm proposed hy Lee end Moore. Of the four stetes 
available from the two bits . one mdicated that a cell was blocked and unavailable for 
new paths . Another was used to ind1cate a cell that was so far untouched by the 
propagation process. like label 0 In thn above programs. Then, instead of using the 
ascending ordinal numbers to label successive wavefronts in the propagation, Akers 
used successive members from the sequence 
1, 1, 2. 2. 1 , 1, 2. 2. 1. 1 , 2. 2 .... 
These last two states stored the Info rmation necessary to get back to the point 
where the propagation started. See Fiqure 3. It was only required that the program 
remember whether it was on the firs t 1 . second 1, first 2, or second 2 In the 
sequence when It stored a number In the goal cell containing point B. For example. If 
the program knew It was on the second 1 of a pair when It reached the goal, then In 
the Retrace Phase It looked for cells con taming the above sequence in reverse order , 
starting with the first 1, then 2,2. 1 ,1, e tc ., until it reached the starting cell . This was 
a b1g step forward, for only two bits of stora9e were needed for each cell, no matter 
how hig the array of cells was mode Unfortunately this did nothing to solve the 
problem of having to distribute the next memher of the sequence as a global variable 
to all the cells in the array. 
The solution to the dilemma of global s tate 1s to use a s hghtly different strategy In 
the algorithm. This idea was recorded In lHl internal document of the Coltech 
Compute r Science Department by Ivan Sutherland ( 4 ) . Rather than numberinq 
successive wavefronts with some sequence and then searching for the reverse of 
that seque nce to find the path, s 1mply store in each cell arrows which point to the 
neighbor(s) from wh1ch the wavefront approaches as It passes over that cell. and 
then just let the arrows s how the path back to the starting cell. This approach Is 
shown in Figure 4 . Since the wave front may reach o cell from more than one neighbor 
simultaneously, end since that tact Is Important when trying to select one of several 
equally good paths, an arrow for each neighbor is needed. These arrows require one 
bit each, because the wavefront either came from that neighbor or It didn't . 
"ddltlonally, one bit Is required to Identify a cell as being blocked. Five bits per cell 
Is more than Akers' two, but It is still a small number, and more Importantly, It Is still a 
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bounded number, that does not chonge as the array of cells grows. With these 
modifications to the algorithm, the move to hardware Is hardly more than just "wiring It 
up" . 
2.1 THE DEMONSTRATION CIRCUIT 
As a demonstration of the feas1hillty of this npproach to path finding, I built a s mall 
array of processors out of standard TTL parts . Figure 5 shows the circuit I used. As 
can he seen from the figure , there is not much to the "processor" . It consists of one 
and two halves standard TTL packages, a few resistors, and an LEO display. The 
circuit uses a 7 4161 as a four b1t latch. The 7 41 61 features the TC output. wh1ch 1s 
the logical AND of the four latch outputs and the ET input. The four bits in the 7 41 6 1 
are the four arrow bits. The fifth bit is formed by one NAND and one NOR rJnte to 
indicate the blocked condition. Global control slqnals are circled. The two sirtnAis 
START and BLOCK are mdepenclent for each cell and are activated by momentnnly 
grounding that node with a probe t1p. Communication with ne1 .nbor processors P.nters 
this processor at the preset inputs of the 7 4161 and exits to the neighbors from the 
NAND gate at the right . 
In operation, the circuit is quite simple . lnita ly , the CLE AR signal is taken low to c le-or 
all the block flip-flops. Then the maze walls are defined by selectively blockinq some 
processors by grounding their BLOCK 1nputs. The LED decimal point li{lhts in thr. 
blocked cells. Next, RESET Is taken high for at least one clock cycle . This forces nil 
communication wires betwee n neighbor processors high and parallel loads all ones into 
the 7 41 61. turning off the LEO segments. This is a stable configura t1on, and will not 
change as the clock ticks . All communication wires stay high, and the latc hes kerp 
parallel loading all ones becaus e the TC outputs are high. Now s uf'lpose thnt 
somehow the processor to the right of this one changes out of its all ones st atE' . 
Then its TC output goes low, causinQ the latch to stop parallel loadino and cnusmo 
the communication wires leaving the processor to go low. One of those w~rr.s £'ntc rs 
this processor on the P0 Input. At the next clock cycle, that low state is loaded into 
the 0 bit of the latch, turns on the right LED segment indicating a right pointing nrrow. 
and prevents further parallel loachng of the latch by forcing the TC output low. The 
result, then, is an indication on the LED for this processor that something IHtppenPd to 
the right of lt . Incidently. when the TC output of this processor went low. so dicl the 
outgoing communication wires, so on the next clock cycle, the other neighbors of this 
processor will be activated just os described above. Now, how did all that get 
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started? Well, the START Input on one cell was momentarily grounded, causinq the 
latch outputs to go to all zero, turning on all four LEO segments Indicating thAt 
propagation started there, and causing that cell's communication outputs to go low. It 
Is actually a very simple process that each processor in the array must execute . 
There Is no computation In the numerical sense Involved. Each cell simply passes on 
the propagating signal when it arrives. and records from which dlrection(s) it come . 
When the propagation reache<> the edges of the array, or can go no farther bcc ous c 
of blocked cells, the action stops. What is recorded by the LEOs Is actually the 
direction to go from each cell in the array to get back to the cell where it all starte d . 
The hardware has found the shortest path from the starting point to any other point in 
the array. 
I designed this circuit purely tor demonstration purposes. As such, tracing the path 
back Is a visual process done by looking at the LEO displays. If automatic trace back 
were desired, the five bits in each processor would be accessed as five bit worcls by 
a general computer which would then consider the processor array as a block of 
smart memory. It Is an easy task tor an ordinary computer to decipher the bits from 
each processor to find the path desired. 
Before proceeding, consider what has happened to the computational effort required 
to reach this result. Time complexity of the algorithm has been dramatically improv£'cl. 
Now, rather than having a single processor advance the wavefront by s t c ppinq 
around the starting cell one cell at a time in an expanding spiral. the propo ~1 a tion 
takes place by activation of s uccessive rings of processors surrounding the s tArtmg 
cell . At any given time, a number of proc essors directly proportional to the le ngth of 
the path are actively working. rather than just one processor. The time r e quire d for 
the wavefront to expand out to the goal point is now directly proportional to thP. 
length of the path, not to the square of the length. Thus, the time complexity of the 
algorithm Is now linear, not quadratic, with respect to the path length. This result is 
expected -- a linear number of active processors can do in linear time what one 
active processor can do In quadratic time . 
The circuit described above Is so simple that It seems natural to lay out several 
copies of It on a silicon chip. That Is just what was done for the design of the 
MAZER chip . 
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Z.Z THE MAZER CHIP 
The first step In designing the MAZER chip was to develop a NMOS circuit which 
performed the function of the demonstration circuit above. The stumbling block was 
the clocking scheme. Edge triggered latches are not as easy to come by In MOS as 
they are In TTL. Usually a set of multi - phase clocks are used to latch signals. This 
seemed to unnecessarily complicate the circuit , and a way around the problem was 
sought. The answer turned out to be easy. Just don't use any clocks! 
On careful scrutiny of the operat1on of the demonstration circuit, one sees that 
clocking Is really unnecessary. The only operation performed by each processor 
consists of waiting for the propauoting wavefront to reach it, recording the 
dlrectlon(s) from which it came. and passing it along to its neighbors. One could 
Imagine the array of processors as an array of mousetraps, each cocked and ready to 
fire. Each mousetrap is designed to f ire os soon as any of its neighbors fire . Each 
mousetrap will store the direct1on from whic h 1ts firinQ signal comes. At the end of 
the outward propagation process , which might always be allowed to propagate to the 
extremities of the array. the contents of each mousetrap cell's storage would then 
be the required arrows pointing in the direction of the shortest path from that cell to 
the start of the wave propagation process. This is a good visualization of the way in 
which the MAZER works . 
Figure 6 is a conceptual logic design of a simplified MAZER celt. Not shown are all 
the mechanisms for accessing the cell, blocking the cell so that It becomes part of a 
"wall" in the maze. causing that cell to be the starting point of wave propagation, 
etc . • but the mousetrap characteris tic is Illustrated. After the reset line has gone 
high to make all the flip flop 0 outputs low, all signals which cross the cell boundary 
are low. and the system Is stable in this state. Now, if for some reason one of the 
Incoming signals goes high, the c orresponding flip flop will be set. This causes the 
Inputs to be disabled via the AND gates, and also causes the cell to generate a high 
going signal to each of its neighbors, triggering them in the same way. The flip flops 
remember from which direction tho activation signal entered the cell, and reading 
them out by an accessing mechanism not shown gives the direction the maze solution 
takes as It passes through this cell . 
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Figure 7 is an actual schematic of a MAZER cell. Three of the AND gate/flip flop 
combinations of Figure 6 are seen here as transistor groups 01-06, 07-012, and 
013-018. The fourth directton is identtfied by the state where the cell has been 
triggered, and the other three flip flops are not set. The NOR gate and Inverter are 
formed by 019-025. Four bits of information are provided, as open drain outputs wire 
OR-ed with other cells on the chip . These bits are the three flip flop outputs plus a 
signal which Indicates if the cell mousetrap has been "sprung" . Transistors 033-036 
form a fltp flop to store the blocked condition. ROW and COLUMN are addressing 
signals to select the cell for data readout, BLOCKing the cell to make It part of a 
maze wall, or STARTing the propagation process with this cell. RESET re-cocks the 
mousetraps, but does not des troy the blocked condition In the maze wall cells . CLEAR 
unblocks all the cells in preparation for a new maze. The other signals are 
communication paths to adjacent cells . 
The complete MAZER chip contains sixteen processors arranged In a four by four 
array. Larger arrays can be assembled by arranging MAZER chips themselves in an 
array. Four wires come off each edge of the chip for the purpose of communication to 
adjac ent chips . There are 1 5 additional wtres which come off chip for data and 
control. Four ore for data outputs, four are for address inputs, two are for power, and 
f ive are for the control s ignals BLOCK, RESET, CLEAR, START. and CHIP-ENABLE. A plot 
of the MAZER chip Is shown in Figure 8 . The four by four array of processor cells 
can be seen, surrounded by the 31 pads. Designed with Caltech's conservative 
design rules, the chip measures 2241 microns square, or about 8100 square mils. 
2.3 MAZER CHIP TEST AND CHARACTERIZATION 
The MAZER chip recently returned from fabrication and some preliminary results of 
testing are in . I have three chips which apparently contain no processing faults . The 
chips seemed to perform strangely. until I diagnosed the symptoms and found a basic 
bug in the MAZER processor circuitry. With the bug uncovered. I was able to 
circumvent the problem and continue to test the parts. 
In order to understand the bug In the MAZER circuitry, examine Figure 7 . The four 
data outputs of each of the sixteen processors, which come from the drains of 
transistors 027 through 030 In the figure, are bussed together onto four global data 
wtres on the chip, DATA 1 through DATA4. These wires run to the chip output pad 
circuitry, where there is a single pull up transistor on each of them. The Important 
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Figure 8 . Plot of the MAZER chip 
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point to examme is the node In eoch processor which is common to the sources of the 
four transistors. 02 7 through 030. Th1s node, which I will call the "enable node". is 
pulled low by the decoding transis tors . 039 ond 040, which are controlled by the 
addressing signals ROW and COLUMN. Smce 030 and 040 are both turned on In only 
one of the sixteen processors, there should be a path from the enable node to ground 
only In that addressed processor . This prevents data In the non-addressed 
processors from pulling down on the clnta lmes. However, things are not so simplo. 
Suppose one of the clota output tran~l!';tnrs, soy 027, IS on In the addrPSSf>d 
processor. thus pulhnq down th e DATA1 w1re . Now, suppose that In Another 
processor, wh1ch is not being addresser!, both 027 and 028 IHe on. Since DATA 1 is 
being held low by data in the addreS$Cd processor, 027 in the second processor 
prov1des a path to ground for the enable node 111 that second processor. As a result, 
028 In that second processor can erroneously pull down the DATA2 wire . Since the 
addressed processor should not pull down DATA2, the result Is that incorrect data 
appears at the output of the chrp . 
Fortunately, it rs possible to r etneve correc t data desprte that problem. In the above 
example, notice that DATA 1 is pulled down r~rst by the addressed p rocessor 111 the 
normal way. The bad data does not s tnr t to pull down on DATA2 until DATA 1 Is down, 
and even then, the string or transistors d o rnq the pulling on DATA2 Is longer thnn 
normal. The result is that qood data shows up on the chip output pads about fifty 
nano-seconds before It Is rumed by hacl data caused by the sneak paths. Latc hing 
the good data rn an external latch at the riCJht time retrieves the correct sta t e of the 
Internal brts . 
The operations of STARTrng propaqation and £JLOCKing the cell ar e also affectPd by 
the unwanted paths between enable nocles and ground. Luckily, because of the hiqh 
pull-up to pull-down ratro 111 the 024/025 mvcrter, res ultinq in a very low switching 
threshold, STARTing can he performed normnlly. Apparently th~ sneak currents Are 
low enough to prevent the rnverter from switching In the non-addressed procps.,.ors. 
However. so far I have been unnhle to indrvidua lly BLOCK cells . The effect of blocked 
cPIIs can nevertheless be tested by using the random distribution of blocked cells 
presPnt after power-on. The ClEAR srqna l , which clears all blocked cells, operates 
normally. 
In spite of the difficulties mcntroned above. the test results are encouraging. All the 
arrows point correctly back to the cell where propagation starts. Some local 
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asymmetries sometimes are present, md1catmg thAt propagat1on proceeds a little 
more qwckly In some areas of the chip than m others, but this result Is expected with 
the asynchronous scheme used, and is neqlig1ble anyway. Access time, from chip 
enable to data output, is around 100 nano-seconds, about normal for a chip of this 
small size. A more detailed characterization of the chip remains to be completed. 
3. HARDWARE FOR FINDING TWO-LAYER PATHS 
The fact that the MAZER is limited to smgle layer paths limits its usefulness ThP-
most Immediate application for path f1ndinq hardware is in the area of pnnted circu1t 
board des 1gn. However, single s 1ded c~rcu1t boards are not very excitmg. The step 
to two sided boards dramatically 1mproves wireability and board dens1ty Addanq even 
more layers to the hoard Improves density s t11i more, but the add1t1onal effort does 
not buy nearly as much as the move from one to two sides. Thus. there was oreat 
incentive to develop a two lllyer path fmdN, w1th the specifiC goal of producmg a 
routmg machine for two sided priniP.d c 1rc u1t hoards. This is the background for the 
design of the other integrated c~rc u1t to be discussed, the PATHFINDER. 
At first glance, it would seem that one need only construct a circuit that forms the 
topology of two MAZER chips la1d on top of one another, w1th an additional arrow hit 
In each cell to indicate travel from one layer to the other. This strategy would work, 
except that it lacks some properties wh1c h have been found very desirable m the 
two layer environment . in what follows . termmoloqy of the printed circu1t board world 
Will be used, with the understtlnding that other applications , such as interconnect 
wiring on integrated circuits , would have analoqous features and terminology. 
The first feature that would be m1ssin9 an such a two-layer MAZER is the ability to 
block travel from one side of the botlrd to the other Independently from blocking 
travel through those cells without chan~1inq sides. Often It is desirable to prevent 
these holes In the board, or vias, from o~currlng In certain areas of the circuit board. 
Perhaps vias are to allowed only on a tenth mch grid, for example. Furthermore, vias 
sometimes can affect more than just the cell in which they occur. A via In one cell 
mny prohibit the placing of a via in an adjacent cell. For all these reasons , an 
additional bit is required for via blocking in any proposed two layer path finding 
system to make It useful. 
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The second missing feature Is much more dtsturbing. Designers of two layer circuit 
boards have long realized that it was advantageous to employ a tendency for wtre 
runs that were mostly verttcal to end up on one side of the board, and runs that were 
mostly horizontal to end up on the other side. This helps to avoid unnecessarily 
blocking channels for future w~res . The tendency of a wire to choose one side ot the 
board or the other dependmg on Its onentatton would be completely lacking In a 
straightforward two-layer MAZER lncorporatmg this preference into the baste po t h 
finding algorithm was an lnterestmg problem, and the methods developed to solve tt in 
both the traditional software tmplementations and the current hardware 
Implementation will now be exammed. 
A way to echleve the wire location preference is to use a system of costs associated 
with travel from cell to cell through the array. One group to Incorporate these co.sts 
Into a standard software w~rc routmg system wlls a group at Burroughs Corporatton 
(5) . Each cell stored one mtcqer, but rather than storing ascendlnq ordinal numbers 
on successive wavefronts m the propagation phase, as In the original algorithm. each 
cell stored the accumulated cost for reachtng that cell from the startlnq cell . 
Suppose C(a,b) is the cost for expandtng the wavefront from cell a to its neiqhbor. 
cell b . Then as the wavefront posses from cell a to cell b. the number stored In cell b 
is the number stored tn cell a plus C(a,b) Stnce different costs might be encountered 
along different routes from the stortiniJ point to a given goal pomt, a number whic h 
has been previously stored m a cell might he overwritten If the wavefront rear.hes 
that cell from another direction with a lower cost than that achlevrd by the ftrst 
contact with the cell. Thts is shown m Ftgure 9 . Notice that the wavefront exponclc; 
In exactly the same way as it did tn the origtnal algorithm, but now cells on the 
frontier are not necessarily all equally "chstant" tn terms of costs, as they wC're in 
the schemes descnhed earlier. In the retrace phase of the algorithm, the numhc rs 
stored in the cells are used In a way stmllar to that described earher. However, 
rather than searching neighbor cells for the next member In a reversed sequence, 
each step of the retrace Involves scarchmg for a neighbor of the current cell wtth a 
stored cost less than that of the current cell by the amount of the cost of 
propagating from that netqhbor to this cell durmg the propagation phase. This does 
not necessarily result In the shortest path from point A to pomt B. What comes out 
Instead Is the least costly path between those two points, based on the cost 
function C(a,b). This Is the meaning of the phrase "least costly" In the Introductory 
paragraph of this paper. 
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The simplest cost function normally used consists of only three distinct costs . One 
cost 1s used for travelling in the "ensy" directions, north-south on one side of the 
board and east-west on the other side, a second, slightly h igher, cost Is used f or 
travelling in the "hard" directions. east-west on the first side and north-south on the 
second side, and a third, even higher. cost is used for travel "through the board" , 
from one side to the other. Fancier schemes are possible . These Involve reduced 
costs for travel near to and parallel to the edges of the board to Increase utilization 
of that area, increased costs near component pins to prevent blocking future acce s s 
to those pins, etc. The task of developing a cost function tailor-made to a particular 
circuit board can become qu1te an art . 
Note, however, that usmg thi'5 cost func tton as a solution to the two layer s1tuat1on 
brought back the same problems the oriqmal algorithm had, namely an unbounded 
number of b1ts of storage per cell , and global distribution of a numerical cost function . 
If there was to be any hope of bulldmg a chip comparable to the MAZER for two layer 
circuit boards. these problems had to be eliminated. To accomplish this, the MAZER 
was re-examined . 
The scheme of using arrows ins tead of numbers seemed to be the way to go to limit 
the number of bits per cell. Us ing th1s method, however, required that during the 
propagation phase the expanding front ier of the wavefront must Include only cells 
that were equally distant in terms of cost from the starting point , unlike the above 
two layer approach. This s eemed to be at odds with the uniform, diamond shaped 
wavefront propagation described above. 
The solution to the costs problem was to control the speed of wavefront propagation 
from cell to cell , rather than IPt it go at gate delay speeds. Consider the simple three 
cost system described earlier . If propogat1on could be allowed to proceed quickly in 
the "easy" direction, more s lowly in the "hard" direction, and even more slowly in the 
"through the board" direction, the wavefront would meet the requirement that all cells 
on the frontier would be at an equal "distance" in terms of cost from the starting cell. 
Imagine a system where north-south propagation is easy on the top of the board and 
hard on the bottom. On such a board, a wavefront propagating from point A to a point 
B directly north of point A will reach point B on top of the board f1rst . and w11l thus 
store arrows indicating a path wh1ch travels on the top side of the board back to 
point A. Similarly, If point B were to the east of point A, the wavefront, propagating 
more quickly In the east direction on the bottom of the board than on the top, would 
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cause point B to store arrows lncltcating retrace along the bottom of the board back 
to pomt A. No matter where point 8 was , the arrival of the wavefront wouln store 
Information describing the least costly path back to point A. 
During the time this solution evolved, some redundancy in the storage used in the 
MAZER made itself known. If the propagation phase left an arrow in ce ll A pomtmq to 
a neighbor cell B, indicatmg that retrace should proceed in that direction, that 1mphed 
that there would be no arrow in cell B which pointed to cell A. Since that particular 
combination. adjacent cells point1ng at each other, would never occur, there mus t 
have been some redundant information stored there, implying that a rf'<luction in 
storage was possible. Th1s was accomplished by moving the location of the arrow 
bits from inside each cell to between cells Since each arrow then served the two 
cells between which it lay, the total s torage r eqUired for the arrows was halved. 
With these new modifications to the basic Lee-Moore algorithm, It was time to s tart 
designing the two layer chip. 
3.1 THE PATHFINDER CHIP 
The difficult obstacle in the des iqn of the PATHFINDER chip was the method to u sP. 
in controlling propagation speeds. What wa s required was a way to vary the c;pf'P. d 
over at least a ten to one range m each of three dlrect1ons, the "easy" clirect1on . the 
"hard" direction, and the "through the board" direction. Also, the circuitry could not 
be overly complex, nor could 1t involve many w~res to the global env1ronment. 
However, the required speed settings were related to the cost funct1on dec;cnbC>ci 
above. The cost funr.t1on was somethmg that was set by little more than educat<' d 
guessmg and experimentation. There was nothing very critical about the e xact 
values of the costs. Only approximate se ttmgs were required. All of these 
considerations led the design away from a digitally controlled speed sys tem. and 
towards an analog system 
The method employed relies heavily on the dynamic charge storage ab1llties of MOS 
circuitry . Figure 10 shows the set up for a simplified, one layer cell w1th its 
surrounding arrows, not showmg the blocking or accessing circuitry. Each cell 
contains a capacitor of about 5 pF, or so. Before t,.,e start of the propagation phase, 
the capacitors are all precharged by means of the precharge transistor. With all the 
capacitors charged, all the arrow flip flops have both outputs held low. To start 
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propagation at a cell, that cell's capacitor 1s discharged. That action releases one 
side of the arrow flip flops surrounding that cell, causing those arrows to "point" to 
that cell with the discharged capacitor. The h1gh outputs of the arrow flip flops then 
enter the neighbor cells, and begin discharging the capac1tors there at rates 
determined by the voltages on the gates of 0
8 
and Ob. When those capacitors are 
completely drained, the Arrows surrounding those cells flip to point to the newly 
discharged capacitors, and the arrow outputs begin discharging capac1tors in their 
neighbors. As the wavefront of activ1ty propagates out, cells behind the frontrE>r 
have completely discharged capacitors, cells nhead of the frontier have fully ch<Hq£><1 
capacitors, and cells on the frontier have capacitors which are 1n the proces:c: of 
being discharged. The voltaqes on the gates of Oa and Ob are the cruc1al spr>Pc1 
settmg values. They are set by current mirror arrangements, as shown in r1qurc 11. 
There are three current mirror pads on the PATHFINDER chip, genera tlng three 
control voltages for c1ischarglng the capacitors at the three rates required for tho 
"easy", "hard", and "through" directions. 
A feature included on the c h1p allows a small amount of local control over the r.o~t 
function, to modulate the overall three costs described above. This consi:c:ts of nn 
additional pf or so of capacitance which can be switched on in parallel with the mnrn 
capacitor In each cell. The time for propaqatmg through a cell, and hence 1ts 
propagation "costs", can be increased by connecting its extra capacitor before:' 
precharge and leaving 1t connected through propa~at1on. The cost can he clecrensed 
by connecting the extra capac1tor aftP.r precharge Is over and disconnectmg it aqalll 
before propagation starts . These capacitor connections are switched on a cell hy 
cell basis, controlled by a single b1t in each cell This makes It possible to inr.rPasc 
costs near component pins, or to decrease costs near the board ectqes, etr. , to 
reduce or Increase the tendency tor wtres to end up in those areas. If circuitry hncl 
been included to discharge the extra capacitor when it was disconnectect from tile 
main one, additional levels of cost could be obtained by repeatedly connectinq anct 
disconnecting the extra capacitor between precharge and the start of propaqat1011 to 
remove more and more charge from the main capacitor, and thus reduce Its dlscharqe 
time . However, that extra feature was not included. 
Figure 12 is a schematic of a two layer PATHFINDER processor , containing circuitry 
for the cells on both sides of the board as well as the arrow between them. The 
upper arrow and right hand arrow for each cell are arbitrarily ass1gned as belonging to 
• that cell, while the lower and left hand arrows are considered to belong to the 
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neighbor cells in those direct1ons. The control storaqe bits are shown as boxes for 
simplicity. Actually the five arrow bits and the four control bits make up a nine hit 
word of what amounts to a standard static memory system, using the usuol $IX 
transistor cell . Not shown are the two transistors which selectively link the flip flops 
to the word lines which run through all the bits. nor the select lines which control the 
gates of those trans1stors to do the addressing. Instead. the storage bits are shown 
located '" reasonable places on the schematic to suggest their function in the circuit . 
The circuit works just as described above for F1gure 1 0, with the addition of the 
blocking controls ond the sw1tch to two Ioyer operation. Havlnq two layers merrly 
means that three paths are present for discharging the capacitor. each controlled by 
a transistor whose gate voltage is set by one of the cost-setting current m1rrors . 
The blocking control flip flops merely inhibit the appropriate discharge paths to 
prevent the discharge of the capacitor under the conditions which are to be blocked. 
The only remaining unexplained feature of the schematiC Is the signal labelled CLK. 
Remembering that this circuit was dP.scnbed as clock-less, one might wonder what 
the signal labelled CLK could be. In fact. it is a clock, but not In the usual sense. 
The clock signal concerns a problem which has not been mentioned until now. having 
to do with chip boundaries in an array ot cells composed of many ch1ps. Because of 
the relatively large wiring capac1tance associated with leaving one chip and entering 
the next, propagation from a cell on the periphery of one chip to its neighbor which 
happens to be on an adjacent chip will be much slower than propagation from cell to 
cell within the same chip. This can result in paths which have the problem shown in 
Figure 13, where the path takes every possible route to avoid crossing extra chip 
boundaries. The clock signal 1s an attempt to avo1d th1s problem. by allowmg the 
discharge process to occur only in short spurts. The clock is on for a few tens of 
nano-seconds, and then off for a hundred nano-seconds or so, giving the slqnals 
crossing from chip to chip time to settle. Letting the propagation process proceed 
only a little bit at a time like this slows down the system some, but should greatly 
alleviate the chip boundary problem. 
Figure 1 4 shows a plot of the metal layer of the PATHFINDER chip. The chip 
contains a four by eight array of two layer processors. As with the MAZER, the large 
processor arrays of several hundred processors on a side which are needed for 
useful printed circuit board work are built up by assembling PATHFINDER chips 
themselves In en array. Forty-elqht of the seventy pads are devoted to chip to chip 
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Figure 14 . The PATHFINDER's metal layer 
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communication within the large array The remaining pads consist of nine address 
pads, two power pads, two data 1/0 pods, and mne control pads, including the three 
current mirror cost-settmg pads. Ch1p s1ze 1s 3 750 by 48 75 microns. 
3.Z PATHFINDER CHIP TEST AND CHARACTERIZATION 
The PATHFINDER chip was inclutlf'<l on the MPC380 run managed by Xerox PARC tn 
the spring of 1980, and was also Included o n the M088 Mosis run manaqe d by the 
Information Sciences Ins titute From the two runs, I have received approximately 
twenty five copies of the ch1p Only a few of the chips have been t ested so far, 
however, because of dlfficuitif'S 111 packaginq the seventy pin circui t . Ne verthelcs">, I 
do have one chip wh1ch is completely funct1onal, and several others wh1ch work well 
enough to verify that the ch1p des1qn I S correct . fflults tn the bad c hips range from 
stuck bits to malfunctioning address decoders to complete fa1lure. perhaps in the 
output buffers. Some o f the c hips have CApacitors which fail to hold charge long 
enough to be useful. The capac1to rs 111 the one good c hip, though, hold their c harge 
long enough to keep the arrow s "balanced" for about twenty seconds when carefully 
shielded from light . Thi"> i s at h'!ast two o rde rs of magnitude longer than required for 
successful path findmg . 
The chip has passe d through several quantitative tests. Access time from chip 
enable to data out is around a microsecond, which is acceptable, thouqh not 
noteworthy. An Important 1te m of inte rest is the operation of the cost-setting current 
mirrors. These perform very well. The range o f control is excellent, with the normal 
external operating current between 100 and 1000 microamps. Characterizations of 
other quantitative aspec ts of the ch1p are not yet complete. 
I have assembled a s mall microcomputr-r sys t e m to test the PATHFINDER chips and 
to operate them as a path fincflnq system. W1th only one functional chip to u se, no 
tests of the chip-to-chip commumcotion s trnteqy have yet been possible. Howe ver , I 
have written a true path flndmq proqram for the microprocessor which uses the one 
PATHFINDER chip to find paths through a four by eight qrid. The program allows the 
user to set up any Initial combination of blocked cells and bloc ked vias, start 
propagation from any cell In the array, and trace a path back to that starting cell from 
any of the other cells. The program displ<lys the resulting path as well as the status 
of the control bits In the PATHFINDER chip on a terminal screen. In this 
Implementation, three potentiometers, connected to the three current mirror peds on 
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the chip, are used to set the three global costs . The program can demonstrate the 
effect or changing costs on the path found between two points In the grid . For 
example, the user can cause the path to either sktrt around barriers between the two 
endpoints, or to form vias and go over or under the barriers. depending on the 
settings of the three potentiometers. As more chips are tested and certified 
functional, this system can be expanded by connecting the good chips In an array to 
Increase the size of the grid on which paths can be found. 
SUMMARY 
This paper has detailed the design of hardwAre whtch Implements the computationally 
expensive parts of the Lee-Moore path finding algorithm. The progression of designs, 
leading to the PATHFINDER chip, show thot this is a natural appllcatton of array 
processing. Applied to the problem of two slcletl printed circuit board wire routinq, the 
use of the chips described hme c an reduce computation time from several hours to 
around a minute. However, this ctrcuit Is innovative not only because of Its array 
processing aspect, but also because of its unusual use of analog variables . These 
cost-setting control voltages are not there to simply make the circuit work , as is the 
substrate bias on the chip, for example. Instead, the values of the control voltaqes 
are important parameters to the computation performed In the processor arrAy. 
Changing the values of the voltages changes the result of the computation . This 
application of analog processmg •n a tli!Jtlal system may be just the beginning of a 
new design discipline combining the advantages of the analog and digital design 
worlds. 
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